



FIG. 1



DOBBIEL IELIUI





Differential Delay Multiplexer Sender/Encoder

Fig. 3

Differential Delay Multiplexer (DDM) Sender/Encoder

Fig. 4





**Splitting Criteria** 

FIG. 6

In the test of the test of the test of the test

**Amplitude or Polarization Splitter** 

FIG. 7






Image Signals Which Maintain Spatial Information

FIG. 7A



Beam Combiner FIG. 8




Amplitude or Polarization Combiner

FIG. 9

Fig. 10

i=



Composite Encoder Module Assembly

FIG. 11




Fig. 12




FIG. 13

FIG. 14

14/59






Fig. 15




Fig. 16

In the test of the last that the last




Fig. 17





Fig. 18



iħ

In

i I I

i=

Fig. 19




Fig. 20





Fig. 2



Photonic Processor Fig. 22




Fig. 23A







Fig. 23B




Drop/Rearrange/Add Unbuilding/Rebuilding Fig. 24





26/59




Multiple Delay Path

Integrated Delay and Delay Correction

FIG. 27

Photonic NRZ Interface







FIG. 29



h un un ha ta ta ta ta

Phase Sequenced Dual Channel Encoder

FIG. 30

Phase Sequenced Dual Channel Decoder




FIG. 31

#### **Phase Sequence Timing**

n




FIG. 32

#### Phase Sequence Timing

į.

'n

M

[] []




FIG. 33

	Phase of Direct Signal	Phase of Delayed Signal	Quadrature Outputs	
46a			A B C	D
Channel 1	0	0	CI DI C =	D
Channel 2	0	180	DI CI C =	D
Channel 3	0	90	A = B  CI	DI
Channel 4	0	270	A = B DI	CI
			245a 245b 245c	245d

FIG. 35

35/59

Quadrature Wave Forms For One Channel




FIG. 36




FIG. 37A






FIG. 37B



Double Encoder With Polarizations Sequenced to Differentiate 2 Channels Having the Same Time Delay Between Daughter Signals



Double Decoder With Polarizations Sequenced to Differentiate 2 Channels Having the Same Time Delay Between Daughter Signals

IT

M


M

l÷

Polarization Sequenced Channel 1 Timing FIG. 40

Ħ

i



**Polarization Sequenced Channel 1 Timing** 

FIG. 41



n

i

m




FIG. 42




FIG. 43




FIG. 44





FIG. 45



I LI L. I TO TO I

FIG. 46





FIG. 47





M H H

FIG. 48




FIG. 49





FIG. 50









FIG. 52





roperter of the



FIG

FIG. 56





FIG. 58






FIG. 60




FIG. 61